| Both sides previous revisionPrevious revisionNext revision | Previous revision |
| wd1 [2025/11/20 07:05] – 136.143.210.67 | wd1 [2025/11/21 07:46] (current) – 136.143.210.67 |
|---|
| Reference Designs using LMG5200 | Reference Designs using LMG5200 |
| |
| | [[https://www.ti.com/lit/pdf/TIDT151|PMP22089 — Half-bridge point-of-load converter reference design with GaN technology]] |
| |
| | [[https://www.ti.com/lit/pdf/TIDUCS3|PMP4486 — 48Vin Digital POL with 3 Outputs Reference Design]] |
| | * Measurement & Test Results |
| | |
| | [[https://www.ti.com/lit/pdf/TIDUC72|PMP4497 — LMG5200 48V to 1V/40A Single Stage Converter Reference Design]] |
| | |
| | ======== |
| ====Research for the project==== | ====Research for the project==== |
| [[https://www.ti.com/lit/wp/slyy207/slyy207.pdf?ts=1758685340361&ref_url=https%253A%252F%252Fwww.ti.com%252Fproduct%252FLMG3410R070|Four Key Design Considerations | [[https://www.ti.com/lit/wp/slyy207/slyy207.pdf?ts=1758685340361&ref_url=https%253A%252F%252Fwww.ti.com%252Fproduct%252FLMG3410R070|Four Key Design Considerations |
| Solar Power Grids]] | Solar Power Grids]] |
| * This technical paper from TI talks about high voltage energy storage system with PV | * This technical paper from TI talks about high voltage energy storage system with PV |
| | |
| | ====-EMI & PCB==== |
| | [[https://www.ti.com/lit/pdf/slyt682| Reduce buck-converter EMI and voltage stress by minimizing inductive parasitics]] |
| | |
| | ====GaN Power Conversion==== |
| | [[https://www.edn.com/a-brief-history-of-gallium-nitride-gan-semiconductors/#google_vignette|A brief history of gallium nitride (GaN) semiconductors]] |
| | |
| | [[https://www.infineon.com/products/power/gallium-nitride/gallium-nitride-transistor| Infineon GaN transistors]] |
| | |
| | [[https://resources.pcb.cadence.com/blog/2023-gallium-nitride-semiconductors-summary| Gallium Nitride Semiconductors Summary]] |
| | |
| | [[https://www.electronicdesign.com/technologies/power/article/21804954/rethink-power-density-with-gan| Rethink Power Density with GaN]] |
| | * With an optimal gate-drive design and PCB layout, you can operate GaN at very high slew rates (>100 V/ns) with minimal ringing on the switch node. |
| |
| ====Other Related Topics==== | ====Other Related Topics==== |
| | [[https://www.ti.com/lit/gpn/LP38690|low-dropout (LDO) linear voltage regulators]] |
| | * LP38690SD-5.0/NOPB: This version has a fixed 5.0V output. |
| [[https://www.ti.com/lit/ds/symlink/tl494.pdf?ts=1763561026438&ref_url=https%253A%252F%252Fwww.google.com%252F|TL494 Pulse Width Modulation Control Chip]] | [[https://www.ti.com/lit/ds/symlink/tl494.pdf?ts=1763561026438&ref_url=https%253A%252F%252Fwww.google.com%252F|TL494 Pulse Width Modulation Control Chip]] |
| |
| | [[https://toshiba.semicon-storage.com/us/semiconductor/knowledge/faq/linear_low-dropout-voltage/low-dropout29.html|LDO vs DCDC Converter]] |
| | ======== |
| Abstract for six sources {{ :hdc010:abstract_for_six_sources.docx |}} | Abstract for six sources {{ :hdc010:abstract_for_six_sources.docx |}} |
| ======== | ======== |
| Part draft for 1,2,3 {{ :hdc010:wd1_part_draft.docx |}} | Part draft for 1,2,3 {{ :hdc010:wd1_part_draft.docx |}} |
